{"id":26581,"date":"2026-01-30T02:19:15","date_gmt":"2026-01-29T17:19:15","guid":{"rendered":"http:\/\/mhjn.dothome.co.kr\/%ec%95%84%eb%9d%bc%ec%82%b0-%ec%97%85%ea%b3%84-%ec%b5%9c%ec%b4%88-xspi-nor-emmc-nand-%ec%bd%a4%eb%b3%b4-phy-ip-%ec%a6%89%ec%8b%9c-%ea%b3%b5%ea%b8%89-%eb%b0%9c%ed%91%9c\/"},"modified":"2026-08-20T11:14:25","modified_gmt":"2026-08-20T11:14:25","slug":"%ec%95%84%eb%9d%bc%ec%82%b0-%ec%97%85%ea%b3%84-%ec%b5%9c%ec%b4%88-xspi-nor-emmc-nand-%ec%bd%a4%eb%b3%b4-phy-ip-%ec%a6%89%ec%8b%9c-%ea%b3%b5%ea%b8%89-%eb%b0%9c%ed%91%9c","status":"publish","type":"post","link":"https:\/\/mhjn.dothome.co.kr\/en\/%ec%95%84%eb%9d%bc%ec%82%b0-%ec%97%85%ea%b3%84-%ec%b5%9c%ec%b4%88-xspi-nor-emmc-nand-%ec%bd%a4%eb%b3%b4-phy-ip-%ec%a6%89%ec%8b%9c-%ea%b3%b5%ea%b8%89-%eb%b0%9c%ed%91%9c\/","title":{"rendered":"\uc544\ub77c\uc0b0, \uc5c5\uacc4 \ucd5c\ucd08 xSPI NOR + eMMC NAND \ucf64\ubcf4 PHY IP \uc989\uc2dc \uacf5\uae09 \ubc1c\ud45c"},"content":{"rendered":"

<\/p>\n\n\n\n
\"\"<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n

NOR\uc778\uac00, NAND\uc778\uac00? \ub458 \ub2e4 \ub77c\uc774\uc120\uc2a4\ud558\ub77c! <\/span><\/b>\uc544\ub77c\uc0b0<\/span>, xSPI + eMMC \ucf64\ubcf4 \ucee8\ud2b8\ub864\ub7ec IP\uc640 \uc644\ubcbd\ud558\uac8c \ud1b5\ud569\ub41c xSPI NOR \ubc0f eMMC NAND \ucf64\ubcf4 PHY IP \uacf5\uac1c<\/span><\/p>\n

\uc0b0\ud638\uc138, \uce98\ub9ac\ud3ec\ub2c8\uc544\uc8fc<\/span>, 2026\ub144 1\uc6d430\uc77c<\/span> \/PRNewswire\/ — \ubaa8\ubc14\uc77c \ubc0f \uc790\ub3d9\ucc28 SoC\uc6a9 \ubc18\ub3c4\uccb4 IP \ubd84\uc57c\uc758 \uc120\ub3c4 \uae30\uc5c5 \uc544\ub77c\uc0b0 \uce69 \uc2dc\uc2a4\ud15c\uc988(Arasan Chip Systems)\ub294 xSPI + eMMC \ucf64\ubcf4 PHY IP\uc758 \uc989\uac01\uc801\uc778 \uac00\uc6a9\uc131\uc5d0 \ub300\ud574 \ubc1c\ud45c\ud588\ub2e4. \ud574\ub2f9 IP\ub294 xSPI PHY\uc640 eMMC 5.1 PHY\ub97c \ub2e8\uc77c \ud1b5\ud569 \uc194\ub8e8\uc158\uc73c\ub85c \uad6c\ud604\ud574, \ud558\ub098\uc758 IP\uc5d0\uc11c \uc11c\ub85c \ub2e4\ub978 \ub450 \uac00\uc9c0 \uba54\ubaa8\ub9ac \ud504\ub85c\ud1a0\ucf5c\uc744 \ubaa8\ub450 \uc9c0\uc6d0\ud55c\ub2e4. xSPI + eMMC \ucf64\ubcf4 PHY IP\ub294 NOR \ud50c\ub798\uc2dc\uc758 \ub192\uc740 \uc2e0\ub8b0\uc131\uacfc NAND \ud50c\ub798\uc2dc\uc758 \ub300\uc6a9\ub7c9 \ub370\uc774\ud130 \uc800\uc7a5 \ubc0f \ube44\uc6a9 \ud6a8\uc728\uc131\uc744 \ub3d9\uc2dc\uc5d0 \uc694\uad6c\ud558\ub294 \ubc29\uc0b0 \ubc0f \ud56d\uacf5\uc6b0\uc8fc \ubd84\uc57c\uc758 \ubbf8\uc158 \ud06c\ub9ac\ud2f0\uceec SoC \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc744 \uc8fc\uc694 \ud0c0\uae43\uc73c\ub85c \ud55c\ub2e4. \ub610\ud55c \uc2e0\ub8b0\uc131\uc774 \ucd5c\uc6b0\uc120\uc73c\ub85c \uc694\uad6c\ub418\ub294 \uc758\ub8cc\uae30\uae30 \ub4f1 \uc0dd\uba85\uacfc \uc9c1\uacb0\ub418\ub294 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0\ub3c4 \ud65c\uc6a9\ud560 \uc218 \uc788\ub2e4.\u00a0<\/span><\/p>\n

\"Arasan<\/a>
Arasan xSPI + eMMC Combo PHY IP<\/span> <\/div>\n

\ud574\ub2f9<\/span> IP\ub294 \uc784\ubca0\ub514\ub4dc \ubc0f \ubd80\ud2b8 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0\uc11c \uc99d\uac00\ud558\ub294 \uace0\uc131\ub2a5 \ubc0f \uace0\uc9d1\uc801 \uc2a4\ud1a0\ub9ac\uc9c0 \uc194\ub8e8\uc158 \uc218\uc694\ub97c \ucda9\uc871\ud558\ub3c4\ub85d \uc124\uacc4\ub410\ub2e4. \uacf5\uc720 I\/O \ubc0f \uc544\ub0a0\ub85c\uadf8 \ud504\ub7f0\ud2b8\uc5d4\ub4dc \uc544\ud0a4\ud14d\ucc98\ub97c \uc801\uc6a9\ud574 \ud540 \uc218\uc640 \uc2e4\ub9ac\ucf58 \uba74\uc801\uc744 \ub300\ud3ed \uc904\uc600\uc73c\uba70, \uc774\ub97c \ud1b5\ud574 SoC \ubc0f MCU \ud50c\ub7ab\ud3fc\uc5d0 \ube44\uc6a9 \ud6a8\uc728\uc801\uc774\uace0 \uc804\ub825 \ucd5c\uc801\ud654\ub41c \uad6c\ud604\uc744 \uc81c\uacf5\ud55c\ub2e4.<\/span><\/p>\n

\uc544\ub77c\uc0b0\uc758 \ub860 \uba54\uc774\ube0c\ub9ac<\/span>(Ron Mabry) \uc601\uc5c5 \ub2f4\ub2f9 \ubd80\uc0ac\uc7a5\uc740 “\uc774 \ub4c0\uc5bc \ubaa8\ub4dc PHY\ub294 \ud558\ub098\uc758 \uc800\ud540\uc218 IP\ub9cc\uc73c\ub85c eMMC\uc640 \ucc28\uc138\ub300 xSPI \ub514\ubc14\uc774\uc2a4\ub97c \ubaa8\ub450 \uc6d0\ud65c\ud558\uac8c \uc9c0\uc6d0\ud560 \uc218 \uc788\ub3c4\ub85d \ud574 \uc2dc\uc2a4\ud15c \ube44\uc6a9\uc744 \uc808\uac10\ud558\uace0 \uc81c\ud488 \ucd9c\uc2dc \uae30\uac04\uc744 \ub2e8\ucd95\ud55c\ub2e4”\uba70 “xSPI + eMMC \ucf64\ubcf4 PHY IP<\/b> \ucd9c\uc2dc\ub97c \ud1b5\ud574 \uc544\ub77c\uc0b0\uc740 \uc2a4\ud1a0\ub9ac\uc9c0 \uc778\ud130\ud398\uc774\uc2a4 IP \ud601\uc2e0\uc758 \ud55c\uacc4\ub97c \uc9c0\uc18d\uc801\uc73c\ub85c \ud655\uc7a5\ud558\uace0 \uc788\ub2e4”\uace0 \ub9d0\ud588\ub2e4.<\/span><\/p>\n

\uc544\ub77c\uc0b0\uc740<\/span> UFS, eMMC, xSPI, NAND \ud50c\ub798\uc2dc, I2C \ucee8\ud2b8\ub864\ub7ec IP \ub4f1 \uc194\ub9ac\ub4dc \uc2a4\ud14c\uc774\ud2b8 \uc2a4\ud1a0\ub9ac\uc9c0 \uc778\ud130\ud398\uc774\uc2a4\ub97c \uc704\ud55c \ud3ec\uad04\uc801\uc778 \ubaa8\ubc14\uc77c \uc2a4\ud1a0\ub9ac\uc9c0 IP \ud3ec\ud2b8\ud3f4\ub9ac\uc624\ub97c \uc81c\uacf5\ud558\uace0 \uc788\ub2e4. \uc9c0\uae08\uae4c\uc9c0 \uc544\ub77c\uc0b0\uc740 eMMC IP \ub77c\uc774\uc120\uc2a4 200\uac74 \uc774\uc0c1\uc744 \ud310\ub9e4\ub410\uc73c\uba70, \uc544\ub77c\uc0b0\uc740 xSPI IP \ubd84\uc57c\uc5d0\uc11c\ub3c4 \uc120\ub3c4\uc801\uc778 \uacf5\uae09\uc5c5\uccb4\ub85c\uc11c NOR \ubc0f NAND \ud50c\ub798\uc2dc \uc2dc\uc7a5\uc744 \uac1c\ubcc4\uc801\uc73c\ub85c \ub610\ub294 \uc774\ubc88 \uc81c\ud488\uc744 \ud1b5\ud574 \ud1b5\ud569 \uc194\ub8e8\uc158 \ud615\ud0dc\ub85c \uc9c0\uc6d0\ud558\uace0 \uc788\ub2e4.<\/span><\/p>\n

xSPI \ubc0f eMMC \ucf64\ubcf4 PHY IP\ub294 28nm\ubd80\ud130 3nm\uae4c\uc9c0\uc758 \uacf5\uc815 \ub178\ub4dc\ub97c \uc9c0\uc6d0\ud558\ub294 \uc8fc\uc694 \ud30c\uc6b4\ub4dc\ub9ac\uc5d0\uc11c \uc989\uc2dc \ub77c\uc774\uc120\uc2a4\uac00 \uac00\ub2a5\ud558\ub2e4.<\/span><\/p>\n

\uc544\ub77c\uc0b0 \uc18c\uac1c<\/span><\/b>:<\/span><\/b>
\uc544\ub77c\uc0b0 \uce69 \uc2dc\uc2a4\ud15c\uc988\ub294 \ubaa8\ubc14\uc77c \uc2a4\ud1a0\ub9ac\uc9c0 \ubc0f \ubaa8\ubc14\uc77c \uc5f0\uacb0 \uc778\ud130\ud398\uc774\uc2a4 IP \ubd84\uc57c\uc758 \uc120\ub3c4 \uae30\uc5c5\uc73c\ub85c, \uc790\uc0ac IP\uac00 \uc801\uc6a9\ub41c \uce69\uc740 \ub204\uc801 10\uc5b5 \uac1c \uc774\uc0c1 \ucd9c\ud558\ub410\ub2e4. \ub514\uc9c0\ud138 IP, \uc544\ub0a0\ub85c\uadf8\u00b7\ud63c\ud569\uc2e0\ud638 PHY IP, \uac80\uc99d IP, HDK, \uc18c\ud504\ud2b8\uc6e8\uc5b4\ub97c \uc544\uc6b0\ub974\ub294 \uace0\ud488\uc9c8 \uc2e4\ub9ac\ucf58 \uac80\uc99d \uae30\ubc18\uc758 \ud1a0\ud0c8 IP \uc194\ub8e8\uc158\uc744 \uc81c\uacf5\ud55c\ub2e4. 1990\ub144\ub300 \uc911\ubc18\ubd80\ud130 \ubaa8\ubc14\uc77c SoC\uc5d0 \uc9d1\uc911\ud574 \uc628 \uc544\ub77c\uc0b0\uc740 \uc2a4\ub9c8\ud2b8\ud3f0, \uc790\ub3d9\ucc28, \ub4dc\ub860, IoT \uae30\uae30 \ub4f1 \ub2e4\uc591\ud55c \ubaa8\ubc14\uc77c \ub514\ubc14\uc774\uc2a4\ub97c \uc704\ud55c \ud45c\uc900 \uae30\ubc18 IP\ub97c \ud1b5\ud574 \ubaa8\ubc14\uc77c \uae30\uc220 \uc9c4\ud654\ub97c \uc120\ub3c4\ud574 \uc654\ub2e4.<\/span><\/p>\n

\uc0ac\uc9c4<\/span> – <\/span>http:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/01\/xSPI_eMMC_Combo_PHY.jpg<\/span><\/a>
\ub85c\uace0 – <\/span>http:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/02\/Arasan_Chip_Systems_Inc_Logo.jpg<\/span><\/a><\/p>\n

\u00a0<\/p>\n

\u00a0<\/p>","protected":false},"excerpt":{"rendered":"

<\/p>\n

<\/p>\n\n\n\n
\"\"<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n

NOR\uc778\uac00, NAND\uc778\uac00? \ub458 \ub2e4 \ub77c\uc774\uc120\uc2a4\ud558\ub77c! <\/span><\/b>\uc544\ub77c\uc0b0<\/span>, xSPI + eMMC \ucf64\ubcf4 \ucee8\ud2b8\ub864\ub7ec IP\uc640 \uc644\ubcbd\ud558\uac8c \ud1b5\ud569\ub41c xSPI NOR \ubc0f eMMC NAND \ucf64\ubcf4 PHY IP \uacf5\uac1c<\/span><\/p>\n

\uc0b0\ud638\uc138, \uce98\ub9ac\ud3ec\ub2c8\uc544\uc8fc<\/span>, 2026\ub144 1\uc6d430\uc77c<\/span> \/PRNewswire\/ — \ubaa8\ubc14\uc77c \ubc0f \uc790\ub3d9\ucc28 SoC\uc6a9 \ubc18\ub3c4\uccb4 IP \ubd84\uc57c\uc758 \uc120\ub3c4 \uae30\uc5c5 \uc544\ub77c\uc0b0 \uce69 \uc2dc\uc2a4\ud15c\uc988(Arasan Chip Systems)\ub294 xSPI + eMMC \ucf64\ubcf4 PHY IP\uc758 \uc989\uac01\uc801\uc778 \uac00\uc6a9\uc131\uc5d0 \ub300\ud574 \ubc1c\ud45c\ud588\ub2e4. \ud574\ub2f9 IP\ub294 xSPI PHY\uc640 eMMC 5.1 PHY\ub97c \ub2e8\uc77c \ud1b5\ud569 \uc194\ub8e8\uc158\uc73c\ub85c \uad6c\ud604\ud574, \ud558\ub098\uc758 IP\uc5d0\uc11c \uc11c\ub85c \ub2e4\ub978 \ub450 \uac00\uc9c0 \uba54\ubaa8\ub9ac \ud504\ub85c\ud1a0\ucf5c\uc744 \ubaa8\ub450 \uc9c0\uc6d0\ud55c\ub2e4. xSPI + eMMC \ucf64\ubcf4 PHY IP\ub294 NOR \ud50c\ub798\uc2dc\uc758 \ub192\uc740 \uc2e0\ub8b0\uc131\uacfc NAND \ud50c\ub798\uc2dc\uc758 \ub300\uc6a9\ub7c9 \ub370\uc774\ud130 \uc800\uc7a5 \ubc0f \ube44\uc6a9 \ud6a8\uc728\uc131\uc744 \ub3d9\uc2dc\uc5d0 \uc694\uad6c\ud558\ub294 \ubc29\uc0b0 \ubc0f \ud56d\uacf5\uc6b0\uc8fc \ubd84\uc57c\uc758 \ubbf8\uc158 \ud06c\ub9ac\ud2f0\uceec SoC \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc744 \uc8fc\uc694 \ud0c0\uae43\uc73c\ub85c \ud55c\ub2e4. \ub610\ud55c \uc2e0\ub8b0\uc131\uc774 \ucd5c\uc6b0\uc120\uc73c\ub85c \uc694\uad6c\ub418\ub294 \uc758\ub8cc\uae30\uae30 \ub4f1 \uc0dd\uba85\uacfc \uc9c1\uacb0\ub418\ub294 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0\ub3c4 \ud65c\uc6a9\ud560 \uc218 \uc788\ub2e4.\u00a0<\/span><\/p>\n

\"Arasan<\/a>
Arasan xSPI + eMMC Combo PHY IP<\/span> <\/div>\n

\ud574\ub2f9<\/span> IP\ub294 \uc784\ubca0\ub514\ub4dc \ubc0f \ubd80\ud2b8 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0\uc11c \uc99d\uac00\ud558\ub294 \uace0\uc131\ub2a5 \ubc0f \uace0\uc9d1\uc801 \uc2a4\ud1a0\ub9ac\uc9c0 \uc194\ub8e8\uc158 \uc218\uc694\ub97c \ucda9\uc871\ud558\ub3c4\ub85d \uc124\uacc4\ub410\ub2e4. \uacf5\uc720 I\/O \ubc0f \uc544\ub0a0\ub85c\uadf8 \ud504\ub7f0\ud2b8\uc5d4\ub4dc \uc544\ud0a4\ud14d\ucc98\ub97c \uc801\uc6a9\ud574 \ud540 \uc218\uc640 \uc2e4\ub9ac\ucf58 \uba74\uc801\uc744 \ub300\ud3ed \uc904\uc600\uc73c\uba70, \uc774\ub97c \ud1b5\ud574 SoC \ubc0f MCU \ud50c\ub7ab\ud3fc\uc5d0 \ube44\uc6a9 \ud6a8\uc728\uc801\uc774\uace0 \uc804\ub825 \ucd5c\uc801\ud654\ub41c \uad6c\ud604\uc744 \uc81c\uacf5\ud55c\ub2e4.<\/span><\/p>\n

\uc544\ub77c\uc0b0\uc758 \ub860 \uba54\uc774\ube0c\ub9ac<\/span>(Ron Mabry) \uc601\uc5c5 \ub2f4\ub2f9 \ubd80\uc0ac\uc7a5\uc740 “\uc774 \ub4c0\uc5bc \ubaa8\ub4dc PHY\ub294 \ud558\ub098\uc758 \uc800\ud540\uc218 IP\ub9cc\uc73c\ub85c eMMC\uc640 \ucc28\uc138\ub300 xSPI \ub514\ubc14\uc774\uc2a4\ub97c \ubaa8\ub450 \uc6d0\ud65c\ud558\uac8c \uc9c0\uc6d0\ud560 \uc218 \uc788\ub3c4\ub85d \ud574 \uc2dc\uc2a4\ud15c \ube44\uc6a9\uc744 \uc808\uac10\ud558\uace0 \uc81c\ud488 \ucd9c\uc2dc \uae30\uac04\uc744 \ub2e8\ucd95\ud55c\ub2e4”\uba70 “xSPI + eMMC \ucf64\ubcf4 PHY IP<\/b> \ucd9c\uc2dc\ub97c \ud1b5\ud574 \uc544\ub77c\uc0b0\uc740 \uc2a4\ud1a0\ub9ac\uc9c0 \uc778\ud130\ud398\uc774\uc2a4 IP \ud601\uc2e0\uc758 \ud55c\uacc4\ub97c \uc9c0\uc18d\uc801\uc73c\ub85c \ud655\uc7a5\ud558\uace0 \uc788\ub2e4”\uace0 \ub9d0\ud588\ub2e4.<\/span><\/p>\n

\uc544\ub77c\uc0b0\uc740<\/span> UFS, eMMC, xSPI, NAND \ud50c\ub798\uc2dc, I2C \ucee8\ud2b8\ub864\ub7ec IP \ub4f1 \uc194\ub9ac\ub4dc \uc2a4\ud14c\uc774\ud2b8 \uc2a4\ud1a0\ub9ac\uc9c0 \uc778\ud130\ud398\uc774\uc2a4\ub97c \uc704\ud55c \ud3ec\uad04\uc801\uc778 \ubaa8\ubc14\uc77c \uc2a4\ud1a0\ub9ac\uc9c0 IP \ud3ec\ud2b8\ud3f4\ub9ac\uc624\ub97c \uc81c\uacf5\ud558\uace0 \uc788\ub2e4. \uc9c0\uae08\uae4c\uc9c0 \uc544\ub77c\uc0b0\uc740 eMMC IP \ub77c\uc774\uc120\uc2a4 200\uac74 \uc774\uc0c1\uc744 \ud310\ub9e4\ub410\uc73c\uba70, \uc544\ub77c\uc0b0\uc740 xSPI IP \ubd84\uc57c\uc5d0\uc11c\ub3c4 \uc120\ub3c4\uc801\uc778 \uacf5\uae09\uc5c5\uccb4\ub85c\uc11c NOR \ubc0f NAND \ud50c\ub798\uc2dc \uc2dc\uc7a5\uc744 \uac1c\ubcc4\uc801\uc73c\ub85c \ub610\ub294 \uc774\ubc88 \uc81c\ud488\uc744 \ud1b5\ud574 \ud1b5\ud569 \uc194\ub8e8\uc158 \ud615\ud0dc\ub85c \uc9c0\uc6d0\ud558\uace0 \uc788\ub2e4.<\/span><\/p>\n

xSPI \ubc0f eMMC \ucf64\ubcf4 PHY IP\ub294 28nm\ubd80\ud130 3nm\uae4c\uc9c0\uc758 \uacf5\uc815 \ub178\ub4dc\ub97c \uc9c0\uc6d0\ud558\ub294 \uc8fc\uc694 \ud30c\uc6b4\ub4dc\ub9ac\uc5d0\uc11c \uc989\uc2dc \ub77c\uc774\uc120\uc2a4\uac00 \uac00\ub2a5\ud558\ub2e4.<\/span><\/p>\n

\uc544\ub77c\uc0b0 \uc18c\uac1c<\/span><\/b>:<\/span><\/b>
\uc544\ub77c\uc0b0 \uce69 \uc2dc\uc2a4\ud15c\uc988\ub294 \ubaa8\ubc14\uc77c \uc2a4\ud1a0\ub9ac\uc9c0 \ubc0f \ubaa8\ubc14\uc77c \uc5f0\uacb0 \uc778\ud130\ud398\uc774\uc2a4 IP \ubd84\uc57c\uc758 \uc120\ub3c4 \uae30\uc5c5\uc73c\ub85c, \uc790\uc0ac IP\uac00 \uc801\uc6a9\ub41c \uce69\uc740 \ub204\uc801 10\uc5b5 \uac1c \uc774\uc0c1 \ucd9c\ud558\ub410\ub2e4. \ub514\uc9c0\ud138 IP, \uc544\ub0a0\ub85c\uadf8\u00b7\ud63c\ud569\uc2e0\ud638 PHY IP, \uac80\uc99d IP, HDK, \uc18c\ud504\ud2b8\uc6e8\uc5b4\ub97c \uc544\uc6b0\ub974\ub294 \uace0\ud488\uc9c8 \uc2e4\ub9ac\ucf58 \uac80\uc99d \uae30\ubc18\uc758 \ud1a0\ud0c8 IP \uc194\ub8e8\uc158\uc744 \uc81c\uacf5\ud55c\ub2e4. 1990\ub144\ub300 \uc911\ubc18\ubd80\ud130 \ubaa8\ubc14\uc77c SoC\uc5d0 \uc9d1\uc911\ud574 \uc628 \uc544\ub77c\uc0b0\uc740 \uc2a4\ub9c8\ud2b8\ud3f0, \uc790\ub3d9\ucc28, \ub4dc\ub860, IoT \uae30\uae30 \ub4f1 \ub2e4\uc591\ud55c \ubaa8\ubc14\uc77c \ub514\ubc14\uc774\uc2a4\ub97c \uc704\ud55c \ud45c\uc900 \uae30\ubc18 IP\ub97c \ud1b5\ud574 \ubaa8\ubc14\uc77c \uae30\uc220 \uc9c4\ud654\ub97c \uc120\ub3c4\ud574 \uc654\ub2e4.<\/span><\/p>\n

\uc0ac\uc9c4<\/span> – <\/span>https:\/\/mma.prnasia.com\/media2\/2872016\/xSPI_eMMC_Combo_PHY.jpg?p=medium600<\/span><\/a>
\ub85c\uace0 – <\/span>https:\/\/mma.prnasia.com\/media2\/2724571\/Arasan_Chip_Systems_Inc_Logo.jpg?p=medium600<\/span><\/a><\/p>\n

\u00a0<\/p>\n

\u00a0<\/p>\n

<\/p>","protected":false},"author":1,"featured_media":28237,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[28],"tags":[],"class_list":["post-26581","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-pr"],"blog_post_layout_featured_media_urls":{"thumbnail":["https:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/08\/\uc544\ub77c\uc0b0_26581_1fa8d-150x150.jpg",150,150,true],"full":["https:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/08\/\uc544\ub77c\uc0b0_26581_1fa8d.jpg",600,459,false]},"categories_names":{"28":{"name":"PR Newswire","link":"https:\/\/mhjn.dothome.co.kr\/en\/category\/pr%eb%89%b4%ec%8a%a4%ec%99%80%ec%9d%b4%ec%96%b4\/"}},"tags_names":[],"comments_number":"0","wpmagazine_modules_lite_featured_media_urls":{"thumbnail":["https:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/08\/\uc544\ub77c\uc0b0_26581_1fa8d-150x150.jpg",150,150,true],"cvmm-medium":["https:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/08\/\uc544\ub77c\uc0b0_26581_1fa8d.jpg",300,230,false],"cvmm-medium-plus":["https:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/08\/\uc544\ub77c\uc0b0_26581_1fa8d.jpg",271,207,false],"cvmm-portrait":["https:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/08\/\uc544\ub77c\uc0b0_26581_1fa8d.jpg",400,306,false],"cvmm-medium-square":["https:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/08\/\uc544\ub77c\uc0b0_26581_1fa8d.jpg",600,459,false],"cvmm-large":["https:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/08\/\uc544\ub77c\uc0b0_26581_1fa8d.jpg",600,459,false],"cvmm-small":["https:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/08\/\uc544\ub77c\uc0b0_26581_1fa8d.jpg",124,95,false],"full":["https:\/\/mhjn.dothome.co.kr\/wp-content\/uploads\/2026\/08\/\uc544\ub77c\uc0b0_26581_1fa8d.jpg",600,459,false]},"_links":{"self":[{"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/posts\/26581","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/comments?post=26581"}],"version-history":[{"count":2,"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/posts\/26581\/revisions"}],"predecessor-version":[{"id":28239,"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/posts\/26581\/revisions\/28239"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/media\/28237"}],"wp:attachment":[{"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/media?parent=26581"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/categories?post=26581"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/mhjn.dothome.co.kr\/en\/wp-json\/wp\/v2\/tags?post=26581"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}